Power Factor Measurement and Correction using Digital Controller Implemented on FPGA

ArindamBiswas*, SujitDhar^{*},Ashoke Kumar Basu^{*},AmarnathSanyal^{*}

Department of Electrical and Electronics Engineering, Neotia Institute of Technology, Management & Science, Jhinga; P.O: Amira, Diamond Harbor Road, South 24-Parganas, West Bengal -743368

Abstract

Power factor is a measure of how effectively the VA – rating of electrical equipment is being utilized. A high power factor means more effective utilization. It is also beneficial from the point of view of voltage regulation and reduction in ohmic losses. Therefore PFC-devices are being widely used in industry. The simplest way to improve power factor is to insert switchable static capacitors at the receiving end of a distribution system. The paper presents a novel digital power factor correction technique using Field Programmable Gate Array (FPGA) for a system. A hardware-efficient algorithm for power factor improvement has been developed. State diagram is used to design the phase angle measurement circuit. It attempts to keep the power fact or within narrow bounds (0.95-0.97 lagging).Experimental results have been presented to show the effectiveness of the proposed technique. The general purpose SPARTANE 3AN FPGA kit has been employed for developing the digital controller. All the coding has been done using the hardware description language VERILOG.

Index Terms:

Field Programmable Gate Array (FPGA), ASIC, Feeder, Power factor correction, Static capacitor

1. INTRODUCTION

The composite load at the end of a feeder/ sub-transmission line is lagging by nature. It is due to the presence of induction motors, induction furnaces, tube-lights etc. The p.f. varies from 0.78 to 0.82 (lagging) on an average. This gives rise to unacceptably high voltage drop in the line and poor voltage regulation. Also it increases line current for the same active power and increases the ohmic losses. The counter-measure is to use power factor correction (PFC) devices. In the earlier regime, it was realized by shunt capacitors, preferably switchable, or synchronous condensers with variable excitation. Now-a-days, digital platforms are available for implementing power factor correction- these are being widely used in the industry. Our aim is to keep the effective p.f. within narrow bounds (e.g. 0.95-0.97) in spite of changes in load and its p.f. The strategy is to generate an error signal while the boundaries are crossed such that the voltage drop is within limit

and the output voltage is acceptably good in spite of continuous variation in load. With this strategy the phase difference between the input voltage and current is continuously monitored and is kept within bounds so as to achieve power factor close to unity. The switching frequency in the conventional digital power factor correction is limited because of the sampling time delay and the necessary processing time. Digital controllers provide many distinctive advantages over traditional analog control, like standard control hardware design for multiple platforms, better noise immunity, as of implementation of sophisticated control algorithms and flexible design modifications to meet a specific customer need.

The present work employs a predictive algorithm for digital power factor correction - it is derived and implemented in FPGA- platform. It provides flexibility to modify the designed circuit without altering the hardware. Concurrent operation, less hardware, easy and fast circuit modification, comparatively low-cost for a complex circuitry and rapid prototyping make it most favorable for prototyping an ASIC. All duty cycles required to achieve the near unity power factor in a half line period are generated in advance. A low cost FPGA has been used to implement PFC operating at high switching frequency.

2. FIELD PROGRAMMABLE GATE ARRAY- GENERAL DESCRIPTION

A field-programmable gate array (FPGA) is an integrated circuit which can be configured by a customer or a designer. The FPGA architecture is specified by its hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC). FPGAs of recent make have large resources of logic gates and RAM blocks to implement complex digital computations. As FPGA designs employ very fast I/O devices and bidirectional data buses, it becomes a challenging task to verify correct timing of valid data within the setup and the hold time. Floor planning enables resource allocation within FPGA to meet these time constraints. Implementation of any logical function can be made by more flexible FPGA, replacing ASIC. The ability of FPGA to update the functionality at work-site and to partially reconfigure a portion of the design as and when required is its specific advantage. Combined with its low non-recurring costs, design using FPGA is more lucrative than the earlier ASIC design (though the unit cost of FPGA is on the higher side). As such FPGAs are finding applications in power and energy systems, particularly in the field of protection. FPGAs contain programmable logic blocks. The blocks can be wired together to form different configurations. They may be configured to perform complex combinatorial functions, or merely to act as AND gate or XOR gate. In most FPGAs, the logic blocks also include memory elements, either simple flip-flops or complete blocks of memory. Some FPGAs have analog features in addition to digital. The most common features are programmable slew rate and drive strength on each output pin. Another commonly used feature is differential comparators on input pins. A few FPGAs have also analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) with analog signal conditioning blocks.

3. REACTIVE POWER CONTROL

In a radial H.V distribution or sub-transmission line, the active and reactive power drawn is dictated at the load end. As the power is fed through the line, both active and reactive power losses occur due to series impedance of the line. For short lines the capacitive effect is negligibly small. In general, the reactive losses dominate over the active losses- as such the reactive power

drawn at the load-end decides the receiving end voltage. Keeping a good voltage profile at the receiving end is always the aim of the power system engineer. Neglecting the effect of resistance which is small, the active and reactive power drawn at the load end are given as:

where δ is the power angle, X_i the line reactance, V_s and V_r are respectively the receiving end and the sending end voltages. The voltage drop in the line is given as: $V.D. = R\cos\phi + X_i\sin\phi$, where, R is the line resistance and ϕ , the p.f. angle. Normally, the inductive reactance of the line is much more than its resistance. As such the voltage regulation becomes poorer with lower and lower p.f. We have to increase the power factor using switchable capacitor bank so as to keep the voltage regulation within limits. The capacitor bank reduces the VAR flow by partly compensating the reactive power drawn by the load. A switchable shunt capacitor is used to improve the power factor. The phaser diagram is shown in Fig1.



Fig1. The phaser diagram for PFC

Mathematically, the expression given for the reactive power (Q) needed to increase the electrical power factor from $\cos \phi_1 \cos \phi_2$ is given as, $Q_c = P(\tan \phi_1 - \tan \phi_2)$ where P is real power demand of the load. The values of capacitance required can be calculated by using,

$$C = \frac{Q_c}{2\pi f V^2} \quad \dots \dots [3]$$

4. PFC UNIT

The power factor correction (PFC) device is designed to keep the p.f. angle at a relatively low value. It provides many benefits like reduction in ohmic losses by reducing the line current, reducing the line drop and improving voltage regulation etc. There are two approaches to design digital PFC unit, one approach is using block diagram method and another one is using state diagram. Fig 2 shows the circuit diagram of PFC using block diagram method wherein the 27

voltage signal and current signal is passed through A/D converter and then they are multiplied. The product is sent to an integrator whose output is fed to the divider circuit. The other input to the divider circuit is the product of voltage and current signal. The output of divider circuit (power factor) is sent to a Look Up Table (LUT). The output of LUT is compared with the upper and lower reference angle to decide upon whether a capacitor section has to be connected or disconnected to keep the power factor within desired bounds. This is achieved by field programmable gate array (FPGA). The general purpose SPARTAN3AN FPGA kit has been employed for developing the proto-type, with all coding done using the hardware description language VERILOG [4],[5].



Fig.2.Simplified digital power factor correction circuit



Fig.3.State diagram of digital phase angle measurement circuit

Now we developed state diagram of digital phase angle measurement circuit which is shown in Fig 3.Actually a counter is designed which counts no of sampled values of half cycle of the signal .There are four states S0,S1,S2,S3.The initial state is S0.When reset occurs then it is in the S0 state and counter become 0. Now according the value of input (EN) it will go either S1 state or

S2 state but every time counter will incremented by one. If input (En) is zero it will go S1 state and counter will incremented by one. If input (En) is one it will go S1 state and counter will incremented by one. In the S1 state, If input (En) is zero it will stay in the same state but counter will incremented by one and if input is one it will go S2 state and counter will incremented by one. In the S2 state, If input (En) is one it will stay in the same state but counter will incremented by one otherwise it will go S3 state (exit state) and counter will incremented by one. The schematic view of the digital phase angle measurement circuit is shown in the Fig 4.



Fig.4: Schematic view of phase angle measurement circuit

5. CASE-STUDY

The case study is being conducted on a captive power plant of Western India. At full load it draws 30 Mw at 0.8 lagging p.f. from Gujarat State electricity Board. The p.f. is poor- it is aimed at enhancing the p.f. between 0.95-0.97 by using switchable capacitor operated by FPGA. The computation has been made by a specially constructed programme and the results are given below The problem of power factor correction at the load end (captive power plant).

The power drawn by the load = $(24 + j \ 18)$ MVAr The load power factor= 0.8 lagging The power factor angle = 36.87° The required power factor = 0.96 lagging The required power factor angle = 16.26° The required reactive power = 7 MVARThe reactive power compensation reqd.= 11 MVARLine voltage = 11 Kvat frequency = 50 HzAmount of capacitance reqd. = $2.89372E-04 \mu\text{F}$ We choose capacitors of rating $33 \mu\text{F}$, each. The no of switchable capacitors in parallel=9

The technique:

Current signals obtained from the CTs are converted to voltages within the range compatible for FPGA kit. Now the sampled signals of voltage and current are passed through the phase angle measurement circuit and we will get different phase angle and then phase angles are fed to a

comparator which will compare both the phase angles and subtract the lower value of phase angle from the highest value of phase angle and we will get phase difference between voltage and current signal. As the FPGA kit SPARTAN 3AN contains 8 switches for inputs, 4-bit operation is done.Switches are being used as follows: Input to the FPGA chip for the present applications are clock and reset discrete voltage and current signals. The main outputs are phase difference of voltage and current signal .The schematic diagram is shown in the Fig 5. The FPGA device utilization details for the present system are shown in HDL synthesis report.

Xilinx - ISE - C:Wecuments and SettingsVBs	untylfsm rectlism rectise (fsm power factor.ngr)
Bie Edit View Project Source Process Window	Bb
☐	GO ↔ IIIIII 2 2 4 % % % % % %
Sources X	
E fan_power_factor	
8 al	
8-8	
in ci	
	eetis 0
	CR dk at 2(50)
the last last last last	
Rt Sourc C Files B Snapsh C Librar Desig	
Processes X	
Processes for fim_power_factor	dik.
a oresprovenes	
Distributes	nt nt
- Noview Synthesis Report	
View RTL Schematic	
- 😥 View Technology Schematic	
- 🛟 Check Syntax	
Fanerate Post Santhanis Simulation Mr	
T Processes	

Fig.5: Schematic view of the system

6. ANALYSIS

The simulation waveforms for the digital controller for phase difference measurement circuits which are shown in Fig. 6 and Fig.7.

															_			_						
🖾 Xilinx - ISE - C: Documents and Settings 🕯	Buntylfsm_rec\fsm_r	ec.ise -	[Simu	lation																				
📑 🖻e Edit Yew Pipiject Source Brocess Iestille	nch Sinylation ⊮indow	Help																						
0000000	X 10 (2)	Ð	Ð	K)	(🔎	2	X	1	Ξ	ШÇ	1	الحر	?	阆	8				•	78	G	96) (θÐ
📑 🛛 🗟 🎕 🗵 🕅 🕄 🦉	100 ±	:±r	ħ	ŧ٢		6		6	•	X 10	00	Y re	۷	(F	= *	1 =	ņ	1	%	34	24	0)	8
Sources X														-							-			
Interve Darim Unit Time	Current Simulation																Û n						n no	
induce congress type	lime: 0.24 ps		1		<u>i ľi</u>	1	Ľ	Ĩ.		1 ľ		<u>II</u>	Ĩı		1		<u> </u>	1		цĨ			Ĩ	ТП
	🖬 🔣 out(510)	6ħ08																7						
	🖬 📑 en1[3:0]	4'n0	4hi		- 41	10		4ħ3	4116	4h7	41D	(4hF	(4ħC	4118	4115	4ħ2						110		
	1) ent [3]	0																						
	1] ent [2]	0																						
	1) enf(1)	0																						
	1) ent (0)	0																						
Bet Source De Files and Source De Librari Sin Inst	= 📑 en2(3:0)	4ħC	476	(4hF	(thc)		(4h4	(4h1	(4h0	(4h1	(4h8	(4ht	(4h3	4 18	(4hD	(4hF)	(
dann (i.m. Banta (i.m.	1 en2(3)	1																						
Piccesser X	1) en2(2)	1																						
Type: All	1] en2[1]	0																						
Nane Type Value	<mark>1)</mark> en2(0)	0														_								
	1] dk	1		Π									П											
	11 rst	0		T	_		_	-	_	_	<u> </u>	_	-	_	_	_			-	_	_			
<u>×</u>	()	< >	<																			-		
Trocesses Sim Objects	What's New in ISE Dep	ign Suite	10.1	Σ.De	cian Sur	man		Sinulati	n I) fan 1	есу													

Fig.6: Simulation result of the system in ISE 10.1

From the Fig.6, we have given to input sampled data as en1 and en2 and first counter is counted 13 sampled values and second counter is counted 5 sampled values and the difference of two counted values are 8 which is the output. The same result is shown in the simulation result in I-verilog which is in the Fig.7



Fig.7: Simulation result of the system in I-verilog

The output of the power factor correction technique are given to the capacitor banks to improve the power factor. Fig.8 shows synthesis result for the PFC. The following reports have been generated:

Xilinx - ISE - C:Dacuments and Settings/BuntyIfirm_rec/firm_rec.fice - [firm_power_factor.egc]	
Die Sat zwer Flohet Source Bocess Rougen Deb	
	P
	60 🕿 🖻 🚱
Busign Objects of Preparties	
No depict is selected Name No depict is selected Value	
s nt BUF Interce	
S - XSI_VCC Without Transformer Transforme	
🔁 🔝 Lander 🔮 Einer 🕈 Wanader 🗮 Eolonal 🚳 Fron Einer 1 and 10 Fabrie 1	(10040 N300)
Contract C. Laboratory and Contraction of Characteria and Contraction of Contraction of the Contraction of the Contraction	(5040,2732)

Fig.8: Synthesis view of the system

File Tools Help					
😥 🖥 🖉 🖉					
Report Navigator 🗙 🗙	Name	Power (W)	Used	Total Available	Utilization (%)
View	Clocks	0.000	1		
😑 🤹 Report Views	Logic	0.000	41	1408	2.9
🗄 🕅 Summarv	Signals	0.000	62		
- Thermal Information - Voltage Source Information	10s	0.000	16	108	14.8
- Settinas	Total Quiescent Powe	0.019			
🗟 🖓 By Type	Total Dynamic Power	0.000		_	
- Clocks	Total Power	0.019			
Logic					
Signals					
-10s					
By Hierarchy					

International Journal of Microelectronics Engineering (IJME), Vol. 1, No.1 , 2015

Fig.9: Power report of the system

Final RTL Top I Outp Optin Keep	Results Top Level Output Fi Level Output File Na ut Format nization Goal Hierarchy	le Name : fsm_power_factor.ngr me : fsm_power_factor : NGC : Speed : NO
Desig	gn Statistics	
# IOs	8	: 16
Cell	Usage:	
# BE	LS	: 59
#	LUT2	: 13
#	LUT2_L	:2
#	LUT3	: 13
#	LUT4	: 11
#	LUT4_D	: 2
#	MUXCY	: 11
#	VCC	:1
#	XORCY	: 6
# Flij	pFlops/Latches	: 28
#	FDE	: 12
#	FDR	: 16
# Clo	ock Buffers	:1
#	BUFGP	:1
# IO	Buffers	: 15
#	IBUF	:9
# 	OBUF	: 6

Device utilization summary:

Selected Device : 3s50antqg144-5

Number of Slices:	24 out of 704	3%
Number of Slice Flip Flops:	28 out of 1408	8 1%
Number of 4 input LUTs:	41 out of 1408	3 2%
Number of IOs:	16	
Number of bonded IOBs:	16 out of 108	14%
Number of GCLKs:	1 out of 24	4%

7. CONCLUSIONS

A hardware implemented FPGA-based power factor correction technique has been proposed for receiving substations in this paper. The device enables to keep the power factor near unity (within close bounds) by switching on or off elements of a 3-phase capacitor bank. It has the merits of accuracy and fast inference speed. In addition, it is easily integrated into existing systems, and is adaptive to network reconfiguration. The scheme extracts information from voltage and current signals to detect the power factor and improve the same. The logic is easily comprehensible, deterministic and is implemented using SPARTAN3AN FPGA kit. FPGAs provide an affordable, customised option for testing the performance of new protection techniques. The prototype has been developed to evaluate the performance of the proposed logic in real-time.

The logic for power factor correction circuit has realized using block diagram as well as using state diagram in this paper. Future work may include a VLSI implementation of the proposed architecture.

8. References

- Wen-Hui Chen, "Decentralized Fault Diagnosis and Its Hardware Implementation for Distribution Substations" in IEEE Transactions On power Delivery, April, 2012, vol. 27, no. 2.
- [2] Y. Sekine, Y. Akimoto, M. Kunugi, C. Fukui, and S. Fukui, "Fault Diagnosis Of Power Systems," in Proc. IEEE., May 1992, vol. 80, no. 5, pp. 673-683.
- [3] S. P. Valsan and K. S. Swarup, "Protective Relaying For Power Transformers Using Field Programmable Gate Array," Inst. Eng. Technol. Elect. Power Appl., vol. 2, no. 2, pp. 135-143, March, 2008.
- [4] J. Xue, L. Sun, M. Liu, C. Qiao, and G. Ye, "Research On High-Speed Fuzzy Reasoning With FPGA For Fault Diagnosis Expert System," inProc Int. Conf. Mech. Autom, August, 2009, pp. 3005-3009.
- [5] W. H. Chen, C. W. Liu, and M. S. Tsai, "Fast Fault Section Estimation In Distribution Substations Using Matrix-Based Cause-Effect Networks," IEEE Trans. Power Del., vol. 16, no. 4, pp. 522-527, Oct. 2001.

- [6] Maxfield and Clive, "The Design Warrior's Guide to FPGAs: Devices, Tools And Flows, Elsevier, 2004. P- 4. ISBN: 978-0-7506-7604-5.
- [7] I. Kuon, J. Rose, "Measuring The Gap Between FPGAs And ASICs", Proceedings of the international symposium on Field Programmable Gate Arrays, 2006, FPGA'06, p. 21.
- [8] S.Dhar, A.Biswas, A.K.Basu, A. Sanyal, "Detection And Protection Of Faulted Distribution Feeder Using Field Programmable Gate Array", Indian Journal of power and river valley organization, Nov.-Dec., 2014
- [9] Wisniewski, Remigiusz, "Synthesis Of Compositional Micro program Control Units For Programmable Devices", University of ZielonaGóra (2009), p. 153, ISBN 978-83-7481-293-1.
- [10] L. Rossetto, G. Spiazzi, P. Tenti, "Control Techniques For Power Factor Correction Converters", Department of Electrical Engineering/ Electronics and Informatics, University of Padova, ITALY